



*Research article*

## **Analytical subthreshold swing model of junctionless elliptic gate-all-around (GAA) FET**

**Hakkee Jung\***

Department of Electronic Engineering, Kunsan National University, Gunsan-si, Jeollabuk-do, 54150, Republic of Korea

\* **Correspondence:** Email: [hkjung@kunsan.ac.kr](mailto:hkjung@kunsan.ac.kr); Tel: +82-63-469-4684; Fax: +82-63-469-7431.

**Abstract:** An analytical subthreshold swing (SS) model has been presented to determine the SS of an elliptic junctionless gate-all-around field-effect transistor (GAA FET). The analysis of a GAA FET with an elliptic cross-section is essential because it is difficult to manufacture a GAA FET with an accurate circular cross-section during the process. The SS values obtained using the proposed SS model were compared with 2D simulation values and other papers to confirm good agreement. Using this analytical SS model, SS was analyzed according to the eccentricity of the elliptic cross-section structure. As a result, it was found that the carrier control ability within the channel improved as the eccentricity increased due to a decrease in the effective channel radius by a decrease in the minor axis length and a decrease in the minimum potential distribution within the channel, and thus the SS decreased. There was no significant change in SS until the eccentricity increased to 0.75 corresponding to the aspect ratio (AR), the ratio of the minor and major axis lengths, of 1.5. However, SS significantly decreased when the eccentricity increased to 0.87 corresponding to AR = 2. As a result of the SS analysis for changes in the device parameters of the GAA FET, changes in the channel length, radius, and oxide film thickness significantly affected the changing rate of SS with eccentricity.

**Keywords:** elliptic; gate-all-around (GAA); subthreshold swing; eccentricity; aspect ratio

---

### **1. Introduction**

The increase in leakage current in the subthreshold region due to the decrease in transistor size

is becoming an obstacle to manufacturing large-scale integrated circuits (ICs). In addition, efforts are being made to improve output characteristics by developing transistor structures and materials for high-speed operation and low-power characteristics [1,2]. To solve this problem, gate-all-around (GAA) FET has recently been attracting attention as the most ideal device [3,4]. Samsung and TSMC are also competing in developing ICs with GAA FETs, and microstructure GAA FETs are receiving a lot of attention to compete for leadership in the semiconductor industry in the future [5,6]. Meanwhile, active research has been conducted on GAA FETs according to the cross-section structure of the channel [7–9]. Research on the circular structure has been actively conducted due to problems arising from the edge effect of the square structure. Still, the problem has arisen that it is difficult to implement a channel structure with a circular cross-section in real fabrication [10–12]. In actual fabrication, the size in the lateral direction is determined by lithography, and the dimension in the vertical direction is determined by the film thickness of the silicon. Since the oxidation reaction is different in each direction, forming a channel with an exact circular structure will not be possible. Therefore, a GAA nanowire FET showing a channel cross-sectional area of mostly elliptical structure will be formed even if the process is done to have a circular cross-section. Nevertheless, many studies have been conducted to interpret the GAA FET as having the cross-sectional area of the circular structure [13,14]. However, research on elliptic GAA FETs was also conducted, and it was focused only on the analysis of short channel effects (SCEs) for the geometric aspect ratio (AR), which is the ratio of the major and minor axis [15,16].


In particular, when analyzing the elliptic GAA FET, the effective radius of the elliptic cross-section was simply calculated and the SCEs of the elliptic GAA FET were analyzed using the potential distribution model obtained from the existing circular GAA FET [17,18]. Saha et al. presented a drain current model of an elliptic GAA heterojunction tunnel FET [19]. Chiang presented a subthreshold current model that could include interface-trapped-charge for an elliptic GAA FET but focused on logic swing [20].

Looking at various papers analyzing the SCEs on the geometric impact of elliptic GAA FETs, the changes in drain current, DIBL, subthreshold swing, etc., according to AR were mentioned. However, most of these papers fixed the length of the major or minor axis and changed the size of the remaining axis to examine changes in SCEs in response to changes in AR [21]. The problem here is that the cross-sectional area of the channel changes if the length of the major or minor axis is fixed and the size of the remaining axis is changed. In this case, the subthreshold characteristics will naturally change. Therefore, in this paper, the change in subthreshold swing was observed when AR changed in an elliptic GAA FET with the same cross-sectional area as a circular GAA FET.

Many papers used junction-based structures to analyze the SCEs of elliptic GAA FETs [22–24]. However, as the channel length becomes shorter, the junction-based structure is showing limitations in the existing metal-oxide-semiconductor field-effect transistor (MOSFET) process due to the rapid change in doping concentration that occurs between the source/drain region and the channel [25–27]. The transistor structure designed to solve this problem is the junctionless MOSFET. The junctionless MOSFETs have the advantage of a simple process because there is no junction between the source/drain and the channel, which not only reduces process costs but also allows the process of the conventional MOSFETs [28]. Liao et al. and Scarlet et al. analyzed the SCEs of junctionless elliptic FETs, but only analyzed on and off currents [29–30]. In this paper, we have presented an analytical SS model of a junctionless elliptic GAA FET according to the eccentricity of an elliptic GAA FET with the same cross-sectional area.

## 2. Subthreshold swing of a junctionless elliptic GAA FET

### 2.1. Structure of junctionless elliptic GAA FET



**Figure 1.** Cross-sectional view of a junctionless circular and elliptic GAA FET.

Figure 1 is a cross-sectional structure of the GAA FET used in this paper. As shown in Figure 1, the SS is obtained when the  $a$  and  $b$  change using the length  $a$  of the major axis and the length  $b$  of the minor axis for an elliptic GAA FET with the same channel cross-sectional area as the circular GAA FET. The channel material is silicon, and the gate oxide film is  $\text{SiO}_2$ . The doping concentration of the channel was  $10^{19}/\text{cm}^3$ . The device parameters used in this paper are listed in Table 1.

**Table 1.** Device parameters for this analytical SS model.

Device parameter	Symbol	Value
Channel length	$L_g$	10~60 nm
Channel radius	$R$	5~10 nm
Oxide thickness	$t_{ox}$	1~5 nm
Doping concentration	$N_d$	$10^{19}/\text{cm}^3$
Eccentricity	$e$	0~0.99

To compare the circular and elliptic GAA FETs with the same cross-sectional area, the channel cross-sectional area of the circular FET ( $\pi R^2$ ) and the cross-sectional area of the elliptic FET ( $\pi ab$ ) were set to be the same. At this time, the relationship between the eccentricity of the ellipse, the major and minor axis lengths, and AR can be expressed as (2.1).

$$\begin{aligned}
 e &= \sqrt{1 - \left(\frac{b}{a}\right)^2} = \sqrt{1 - \left(\frac{1}{AR}\right)^2} \\
 AR &= 1 / \sqrt{1 - e^2} \\
 a &= b \times AR, b = R / \sqrt{AR}, R^2 = ab
 \end{aligned}
 \tag{2.1}$$

In (2.1), the AR represents the aspect ratio ( $=a/b$ ). In this paper, Chaing's junction-based potential model was modified to obtain the potential distribution within the channel of the junctionless elliptic GAA FET [20]. In other words,

$$\phi(x, y, z) = \phi_C(z) + \left( \frac{x^2}{2\lambda_a^2} + \frac{y^2}{2\lambda_b^2} \right) \{ (V_{gs} - V_{fb}) - \phi_C(z) \} \quad (2.2)$$

Here,  $V_{gs}$  and  $V_{fb}$  represent the gate voltage and flat band voltage, respectively.  $\phi_C(z)$  is the potential of the central axis obtained along the channel length direction as in (2.3).

$$\begin{cases} \frac{d^2\phi_C(z)}{dz^2} + \frac{\phi_C(z) - \phi_{CL}}{\lambda^2} = 0 \\ \phi_{CL} = V_{gs} - V_{fb} + \frac{qN_D\lambda^2}{\epsilon_{si}} \end{cases} \quad (2.3)$$

The  $\phi_{CL}$  represents the long channel central potential, and  $\lambda$  represents the scaling length. The scaling length is given as:

$$\frac{1}{\lambda^2} = \frac{1}{\lambda_a^2} + \frac{1}{\lambda_b^2} \quad (2.4)$$

where  $\lambda_a$  and  $\lambda_b$  are the scaling lengths of the elliptic GAA FET for the major and minor axis, respectively, and are:

$$\begin{cases} \lambda_a^2 = \frac{2a\epsilon_{si} + C_{ox}a^2}{2C_{ox}} \\ \lambda_b^2 = \frac{2b\epsilon_{si} + C_{ox}b^2}{2C_{ox}} \\ C_{ox} = \frac{\epsilon_{ox}}{t_{ox\_eff}} \\ t_{ox\_eff} = R_{eff} \left( 1 + \frac{t_{ox}}{R_{eff}} \right) \end{cases} \quad (2.5)$$

The  $C_{ox}$  is the effective capacitance per unit area of the gate oxide film, and  $\epsilon_{ox}$  and  $\epsilon_{si}$  represent the dielectric constants of  $\text{SiO}_2$  and Si, respectively. The  $t_{ox\_eff}$  is the effective gate oxide film thickness. In (2.5),  $R_{eff}$  is the effective radius of the circle when the ellipse is assumed to be a circle and can be obtained from (2.6) [14,18].

$$\frac{4\epsilon_{ox}}{2\epsilon_{si}R_{eff}t_{ox} + \epsilon_{ox}R_{eff}^2} = \frac{2\epsilon_{ox}}{2\epsilon_{si}at_{ox} + \epsilon_{ox}a^2} + \frac{2\epsilon_{ox}}{2\epsilon_{si}bt_{ox} + \epsilon_{ox}b^2} \quad (2.6)$$

Many papers used approximation equations according to the sizes of  $a$ ,  $b$ , and  $t_{ox}$ , but in this paper, the exact  $R_{eff}$  was obtained using MATLAB's *solve* command.

## 2.2. Analytical SS model for a junctionless elliptic GAA FET

The SS is a measure of the reduction of leakage current below the threshold voltage and can be obtained using the slope of the relationship between the drain current and gate voltage in the subthreshold region. This can ultimately be derived from the relationship between the gate voltage and potential [31,32]. According to the definition of subthreshold swing, the SS can be obtained as in (2.7).

$$SS = \frac{dV_{gs}}{d(\log I_{ds})} = \ln(10) \left( \frac{kT}{q} \right) \left( \frac{d\phi_{C\min}}{dV_{gs}} \right)^{-1} \quad (2.7)$$

Here,  $\phi_{C\min}$  represents the minimum value of the central potential distribution obtained in (2.3). In other words, based on the 1D ordinary differential equation, the central potential in (2.3) is:

$$\phi_C(z) = Ae^{-\frac{z}{\lambda}} + Be^{\frac{z}{\lambda}} + \varphi_{CL} \quad (2.8)$$

Using the boundary condition  $\phi_C(z=0) = V_{bi}$ ,  $\phi_C(z=L_g) = V_{bi} + V_{ds}$  (here,  $V_{ds}$  is the drain voltage and  $V_{bi}$  is the junction potential of the source/drain), the constants  $A$  and  $B$  are obtained as in (2.9).

$$A = \frac{(V_{bi} - \varphi_{CL}) \left( e^{\frac{L_g}{\lambda}} - 1 \right) - V_{ds}}{2 \sinh\left(\frac{L_g}{\lambda}\right)}, \quad B = \frac{V_{ds} - (V_{bi} - \varphi_{CL}) \left( e^{-\frac{L_g}{\lambda}} - 1 \right)}{2 \sinh\left(\frac{L_g}{\lambda}\right)} \quad (2.9)$$

Here, we found the minimum  $z_{\min}$  from the derivative of (2.8), and the minimum potential value can be obtained as in (2.10).

$$\begin{aligned} \phi_{C\min}(z = z_{\min}) &= 2\sqrt{AB} + \varphi_{CL} \\ z_{\min} &= \frac{\lambda}{2} \ln\left(\frac{A}{B}\right) \end{aligned} \quad (2.10)$$


The expression in the second parenthesis on the right side of (2.7) is:

$$\begin{aligned} \frac{d\phi_{C\min}}{dV_{gs}} &= \frac{d}{dV_{gs}} \{2\sqrt{AB} + \varphi_{CL}\} = 2 \frac{d\sqrt{AB}}{dV_{gs}} + \frac{d\varphi_{CL}}{dV_{gs}} = 2 \frac{d\sqrt{AB}}{dV_{gs}^2} + 1 \\ &= \left\{ -\left(e^{\frac{L_g}{\lambda}} - 1\right) \sqrt{\frac{B}{A}} + \left(e^{-\frac{L_g}{\lambda}} - 1\right) \sqrt{\frac{A}{B}} \right\} / 2 \sinh\left(\frac{L_g}{\lambda}\right) + 1 \end{aligned} \quad (2.11)$$

By substituting (2.11) into (2.7), the SS of the junctionless elliptic GAA FET can be obtained analytically. It can be seen that the first and second terms in the parentheses of (2.11) are always negative. Therefore,  $d\phi_{C\min}/dV_{gs}$  is always less than 1, so as can be seen in (2.7), it can be found that the SS value is always greater than  $\ln(10)(kT/q) \approx 60$  mV/dec.

### 3. Validity of analytical SS model for a junctionless elliptic GAA FET


#### 3.1. Validity of analytical SS model




**Figure 2.** Comparisons of subthreshold swings of this model with the results of TCAD and Medici simulation from other papers.

To validate the analytical SS model for the junctionless elliptic GAA FET obtained in (2.7), the results of other papers [31,33] were compared in Figure 2. As shown in Figure 2, the analytical SS model presented in this paper matched well with the results of other papers. Therefore, we will analyze the junctionless elliptic GAA FET using the analytical SS model derived in Section 2.2. In Figure 2, it can be seen that SS decreased as the eccentricity increased. Eccentricity  $e = 0.75$  corresponded to  $AR = 1.5$ , and  $e = 0.87$  corresponded to  $AR = 2$ . As eccentricity increased, it became a GAA FET with a cross-sectional area closer to an ellipse, and at this time, the reason why SS decreased will be explained.

The central electrostatic potential obtained using (2.8) is shown with eccentricity as a parameter in Figure 3. As shown in Figure 3, a large eccentricity of elliptic GAA FET led to better electrostatic potential distribution, thus better short-channel performance, because the current flowing in the subthreshold region decreased if the central electrostatic potential decreased. The change in minimum potential for the gate voltage change is shown in the inset of Figure 3. As can be seen by observing the size of the arrow in the case of  $e = 0.2$  and  $e = 0.9$  in the figure, the change in minimum potential increased with the increase in eccentricity for the gate voltage change, which will appear as a decrease in SS.



**Figure 3.** Central electrostatic potential distributions with different eccentricity under the given conditions in the figure.




**Figure 4.** Effective radius and length of major and minor axes for the eccentricity of the elliptic GAA FET under the conditions given in the figure.

The change according to the eccentricity of  $R_{eff}$  obtained in (2.6) is shown in Figure 4 along with the change in  $a$  and  $b$ . As can be seen in the inset of the figure, the circular cross-section area and elliptic cross-section area were set to be the same and the results were plotted according to (2.1) and (2.6). As shown in Figure 4, as the eccentricity increased, that is, from a circle to an ellipse,  $R_{eff}$  decreased, and when the eccentricity was over 0.8,  $R_{eff}$  decreased sharply. Additionally, as eccentricity increased, the length of the major axis rapidly increased and the length of the minor axis rapidly decreased. A decrease in the length of the minor axis ultimately resulted in a decrease in  $R_{eff}$ , which shows that the control ability of the carrier within the channel of the gate voltage was improved. In other words, when the cross-sectional area changed to an oval shape, it was seen that

the length of the minor axis affected SS more than the major axis.

As shown in Figure 4, the length of the minor axis had a greater influence on the ability to control carriers within the channel by gate voltage. To examine in more detail the effect of the lengths of the major and minor axes on SS, Figure 5 shows the change in transverse potential distributions in the major and minor axes directions at  $z = z_{min}$ . As shown in Figure 5, the potential distribution in the major and minor directions simultaneously decreased as  $e$  increased. However, it can be seen that there was a difference in the potential distribution for the directions of the major and minor axes. In other words, the potential distributions in the minor axis direction decreased as eccentricity increased in all areas, but those in the major axis direction decreased in the center of the channel, but increased toward the edge of the channel as eccentricity increased. As explained in Figure 3, it can be predicted that the current level increases in the subthreshold region, short channel performance decreases, and SS increases as the potential distribution increases. Therefore, it can be seen that not only does the SS reduce due to the decrease in the length of the minor axis, but also the SS increases due to the increase in the length of the major axis, which occurs simultaneously as eccentricity increases. However, due to the nature of the junctionless FET, most channel carriers flow through the center, so the potential distribution in the center is important. Therefore, it can be predicted that SS will decrease as  $e$  increases.




**Figure 5.** Transverse electrostatic potential distribution at  $z = z_{min}$  for (a) minor axis and (b) major axis under the given conditions in the figure.

### 3.2. Subthreshold swing for the device parameters of a junctionless elliptic GAA FET

The changes in SS were observed for changes in the device parameters of the junctionless elliptic GAA FET used in Table 1. First, using (2.11), the change of  $\phi_{C_{min}}$  for the gate voltage (i.e., the change in the arrow size for the gate voltage shown in the inset of Figure 3) is shown in Figure 6 with the channel length as a parameter. As shown in Figure 6, it shows an almost constant value regardless of the channel length when the eccentricity was less than 0.8. However, in the region of  $e > 0.8$ , there was a significant change as the channel length became smaller. Ultimately, SS also saw




big changes in this area. When the channel length increased to  $L_g = 50$  nm or more, it was observed that there was almost no change for the eccentricity. As shown in Figure 6, it was observed that the change in SS could not be ignored as the channel length became shorter and the eccentricity increased beyond  $e > 0.8$ .



**Figure 6.** Differentiation of  $\phi_{Cmin}$  for  $V_{gs}$  for the eccentricity with channel length as a parameter under the given conditions in the figure.

The SS, calculated with the channel length as a parameter using (2.7), is shown in Figure 7. Figure 7 has an inverse relationship with Figure 6 according to (2.7). As mentioned above, the length of the minor axis had a greater impact on subthreshold performance than the length of the major axis, and the length of the minor axis decreased as the eccentricity increased in Figure 4, and thus SS also decreased. In particular, it was observed that SS changed very sensitively due to changes in the eccentricity as the channel length became shorter, and eccentricity has had little effect on SS when the channel length is was over 40 nm. In other words, as the channel length becomes shorter, the deformation of the cross-section of the circular GAA FET that may occur during the manufacturing process will have a significant impact on SS. SS values according to channel length and eccentricity under the conditions given in Figure 7 are shown in Table 2.




**Figure 7.** Subthreshold swings for the eccentricity with channel length as a parameter under the given conditions in the figure.

**Table 2.** SSs for channel length and eccentricity under the given conditions in Figure 7.

Channel length [nm]	Eccentricity	SS [mV/dec]
15	0.5	91.2
	0.75	90.0
	0.87	87.6
20	0.5	74.4
	0.75	73.8
	0.85	72.5
30	0.5	63.6
	0.75	63.4
	0.87	63.0
40	0.5	60.8
	0.75	60.7
	0.87	60.6
50	0.5	60.0
	0.75	60.0
	0.87	60.0

In general, the channel diameter must be shorter than the channel length, and the quantum effect must be considered at  $R < 5$  nm, so the change in SS and the change of the minimum potential for gate voltage according to eccentricity at  $5 \text{ nm} < R < 9$  nm are shown in Figures 8(a) and (b) in the range to be able to ignore this effect when  $L_g = 20$  nm. The SS also increased due to the decrease of the change of the minimum potential for gate voltage as  $R$  increased in the circular GAA FET of  $e = 0$ . As the eccentricity increased and the ellipse became flatter, SS decreased regardless of the channel radius, and the larger the channel radius, the more the reduction rate of SS increased as eccentricity increased. As shown in Figure 4, as eccentricity increased,  $R_{eff}$  decreased, and

eventually,  $\lambda$  became smaller due to  $\lambda < R$ . As can be seen from (2.3) and (2.9), if  $\lambda$  becomes smaller, the rate of change for  $V_{gs}$  of  $A$  and  $B$  will increase, and the rate of the change of the minimum potential for gate voltage will also increase, so eventually, the rate of change in SS will also increase. SS values according to channel radius and eccentricity under the conditions given in Figure 8 are shown in Table 3.



**Figure 8.** (a) Subthreshold swings and (b) the change of minimum potential for gate voltage for the eccentricity with channel radius as a parameter under the given conditions in the figure.


**Table 3.** SSs for channel radius and eccentricity under the given conditions in Figure 8.

Channel radius [nm]	Eccentricity	SS [mV/dec]
5	0.5	74.4
	0.75	73.8
	0.87	72.5
6	0.5	80.8
	0.75	79.9
	0.85	78.1
7	0.5	88.0
	0.75	86.9
	0.87	84.5
8	0.5	96.2
	0.75	94.6
	0.87	91.5
9	0.5	106.3
	0.75	103.9
	0.87	99.5


The decrease in  $R_{eff}$  due to the increase in eccentricity affects not only the decrease in SS but also the central electrostatic potential. To investigate this, the central electrostatic potential distribution at  $e = 0$  and  $e = 0.87$  was plotted in Figure 9, when the channel length was fixed at 20 nm and the channel radius  $R$  was increased from 5 nm to 9 nm. As shown in Figure 9, the potential

distribution increased as the channel radius increased, which appeared as an increase in SS due to the degradation of short channel performance as mentioned above. In addition, the central electrostatic potential distribution decreased significantly for a relatively large radius as the eccentricity increased, so it can be seen that the SS value also decreased significantly.

To observe the SS of the junctionless elliptic GAA FET according to the thickness of SiO<sub>2</sub> among device parameters, the SS according to eccentricity is shown in Figure 10 with the thickness of SiO<sub>2</sub> as a parameter. As shown in Figure 10, the SS changed significantly depending on the oxide film thickness, and SS also increased as the oxide film thickness increased like a circular GAA FET. This is because the electric field formed by the gate voltage is hindered from reaching the channel through the gate metal as the thickness of the oxide film increases. In addition, SS also decreased as eccentricity increased, and it can be observed that SS decreased to a greater extent as eccentricity increased and the oxide film thickness increased. SS values according to oxide thickness and eccentricity under the conditions given in Figure 10 are shown in Table 4.




**Figure 9.** Central electrostatic potential distributions with the channel radius and eccentricity as parameters under the given conditions in the figure.



**Figure 10.** Subthreshold swings for the eccentricity with gate oxide thickness as a parameter under the given conditions in the figure.

**Table 4.** SSs for oxide thickness and eccentricity under the given conditions in Figure 10.

Oxide thickness [nm]	Eccentricity	SS [mV/dec]
1	0.5	68.2
	0.75	67.7
	0.87	66.8
2	0.5	74.4
	0.75	73.8
	0.85	72.5
3	0.5	80.1
	0.75	79.3
	0.87	77.7
4	0.5	85.2
	0.75	84.3
	0.87	82.4
5	0.5	90.0
	0.75	88.9
	0.87	86.7

**Figure 11.** Potential distributions at Si/SiO<sub>2</sub> interface from 0 to 2 $\pi$  with gate oxide as a parameter under the given conditions in the figure.

As mentioned above, to investigate the potential distribution at the Si/SiO<sub>2</sub> interface that affects the electric field within the channel as the oxide film thickness increases, the potential distribution at the interface is shown in Figure 11 with the oxide film thickness as a parameter. As shown in Figure 11, the circular GAA FET naturally showed the same potential distribution at all interfaces, but at  $e = 0.87$ , that is, when the length of the major axis was twice the minor axis length, the potential distribution at all interfaces decreased compared to the circular GAA FET. The control ability of the carriers in the channel according to the gate voltage in the subthreshold region improved if the

potential decreased, and the SS decreased. In other words, as can be seen in Figure 10, as eccentricity increased, SS decreased. As the oxide film thickness increased, the potential distribution further decreased, so it can be observed that SS also rapidly decreased. As can be seen in Figure 5, the potential at the end of the minor axis was higher.

#### 4. Conclusions

In the case of a junctionless elliptic GAA FET, SS was analyzed and compared with a circular GAA FET. For this purpose, an analytical SS model was presented, and good agreement was observed by comparing the results of the simulation using 2D potential distribution and the results of other papers. The SS was compared when the cross-section changed from circular to elliptic and had the same area, and the change in SS was observed with respect to the change in eccentricity of the ellipse. Because it is difficult to manufacture a perfectly circular structure during the process, research on GAA FETs with an elliptic cross-section is very important. As a result, it was observed that SS decreased as eccentricity increased, but there was no significant change in SS until AR was about 1.5, i.e.,  $e = 0.75$ . However, when AR increased to 2 corresponding to  $e = 0.87$ , a significant change in SS was observed. This was due to changes in the potential distribution in the minor and major axes and a decrease in  $R_{eff}$  as eccentricity increased. As eccentricity increased, the minimum potential in the channel decreased, and the rate of change of minimum potential according to the gate voltage increased, thereby improving the control ability of the gate voltage over the carriers in the channel. As eccentricity increased, the control ability of carriers in the channel by gate voltage was improved by decreasing the minor axis length rather than the major axis length. This effect almost did not appear when the channel length increased up to 50 nm, and the change in SS due to the increase in eccentricity was decreased as the channel radius and the oxide film thickness decreased. In the future, using this potential distribution model, we will study the threshold voltage and drain-induced barrier lowering, and the case of using ferroelectric as an oxide film. In addition, research should be conducted on oxide film materials and channel structures that can more effectively control carriers in the channel of the elliptic structure that appear indispensable in the process.

#### Use of AI tools declaration

The authors declare that they have not used artificial intelligence (AI) tools in the creation of this article.

#### Conflict of interest

The author declares that there are no conflicts of interest in this paper.

#### References

1. Dastgeer G, Shahzad ZM, Chae H, Kim YH, Ko BM, Eom J (2022) Bipolar Junction Transistor Exhibiting Excellent Output Characteristics with a Prompt Reponse against the Selective Protein. *Adv Funct Mater* 32: 2204781. <https://doi.org/10.1002/adfm.202204781>
2. Dastgeer G, Nisar S, Rasheed A, Akbar K, Chavan VD, Kim DK, et al. (2024) Atomically engineered, high-speed non-volatile flash memory device exhibiting multibit data storage

- operations. *Nano Energy* 119: 109106. <https://doi.org/10.1016/j.nanoen.2023.109106>
3. Hofman S (2022) What is a gate-all-around transistor? Available from: <https://www.asml.com/en/news/stories/2022/what-is-a-gate-all-around-transistor>
  4. Mukesh S, Zhang J (2022) A Review of the Gate-All-Around Nanosheet FET Process Opportunities. *Electronics* 11: 3589. <https://doi.org/10.3390/electronics11213589>
  5. Samsung Newsroom (2022) Samsung Begins Chip Production Using 3nm Process Technology with GAA Architecture. Available from: <https://news.samsung.com/global/samsung-begins-chip-production-using-3nm-process-technology-with-gaa-architecture>
  6. Shilov A (2022) TSMC Reveals 2nm Node:30% More Performance by 2025. Available from: <https://www.tomshardware.com/news/tsmc-reveals-2nm-fabrication-process>
  7. Zhang Z, Lin Z, Liao P, Askarpour V, Dou H, Shang Z, et al. (2022) A Gate-All-Around In<sub>2</sub>O<sub>3</sub> Nanoribbon FET With Near 20 mA/ $\mu$ m Drain Current. *IEEE Electr Device Lett* 43: 1905–1908. <https://doi.org/10.1109/LED.2022.3210005>
  8. Kumari T, Singh J, Tiwari PK (2021) Impact of Non-Rectangular Cross-Section on Electrical Performances of GAA FETs. *2021 IEEE 18<sup>th</sup> India Council International Conference (INDICON)*, 1–6. <https://doi.org/10.1109/INDICON52576.2021.9691574>
  9. Zhao F, Jia X, Luo H, Zhang J, Mao XT, Li Y, et al. (2023) Hybrid integrated Si nanosheet GAA-FET and stacked SiGe/Si FinFET using selective channel release strategy. *Microelectronic Engineering* 275: 111993. <https://doi.org/10.1016/j.mee.2023.111993>
  10. Kumar S, Jha S (2013) Impact of elliptical cross-section on the propagation delay of multi-channel gate-all-around MOSFET based inverters. *Microelectronics Journal* 44: 844–851. <http://dx.doi.org/10.1016/j.mejo.2013.06.003>
  11. Bangsaruntip S, Cohen GM, Majumdar A, Zhang Y, Engelmann SU, Fuller NC, et al. (2009) High Performance and Highly Uniform Gate-All-Around Silicon Nanowire MOSFETs with Wire Size Dependent Scaling. *2009 IEEE International Electron Device Meeting (IEDM)*, 1–4. <https://doi.org/10.1109/IEDM.2009.5424364>
  12. Liao Y, Chiang M, Kim K, Hsu W (2012) Assessment of structure variation in silicon nanowire FETs and impact on SRAM. *Microelectronics Journal* 43: 300–304. <http://dx.doi.org/10.1016/j.mejo.2011.12.002>
  13. Mehta H, Kaur H (2016) High Temperature Performance Investigation of Elliptic Gate Ferroelectric Junctionless Transistor. *2016 3<sup>rd</sup> International Conference on Emerging Electronics (ICEE)*, 1–4. <https://doi.org/10.1109/ICEEmElec.2016.8074588>
  14. Kumari A, Kumar S, Sharma TK, Das MK (2019) On the C-V characteristics of nanoscale strained gate-all-around Si/SiGe MOSFETs. *Solid State Electronics* 154: 36–42. <https://doi.org/10.1016/j.sse.2019.02.006>
  15. Chao P, Li Y (2014) Impact of Geometry Aspect Ratio on 10-nm Gate-All-Around Silicon-Germanium Nanowire Field Effect Transistors. *IEEE 14<sup>th</sup> International Conference on Nanotechnology*, 452–455. <https://doi.org/10.1109/NANO.2014.6968188>
  16. Sharma TK, Kumar S (2017) Impact of Geometry Aspect Ratio on the Performance of Si GAA Nanowire MOSFET. *2017 International Conference on Microelectronic Devices, Circuits and Systems (ICMDCS)*, 1–5. <https://doi.org/10.1109/ICMDCS.2017.8211534>
  17. Zhang L, Li L, He J, Chan M (2011) Modeling Short-Channel Effect of Elliptical Gate-All-Around MOSFET by Effective Radius. *IEEE Electron Device Letters* 32: 1188–1190. <https://doi.org/10.1109/LED.2011.2159358>
  18. Lee M, Park B, Cho I, Lee J (2012) Characteristics of Elliptical Gate-All-Around SONOS Nanowire with Effective Circular Radius. *IEEE Electron Device Letters* 33: 1613–1615. <https://doi.org/10.1109/LED.2012.2215303>
  19. Saha P, Sarkar SK (2019) Drain current modeling of proposed dual material elliptical

- Gate-All-Around heterojunction TFET for enhanced device performance. *Superlattices and Microstructures* 130: 194–207. <https://doi.org/10.1016/j.spmi.2019.04.022>
20. Chiang T (2021) Elliptical nanowire FET: Modeling the short-channel subthreshold current caused by interface-trapped-charge and its evaluation for subthreshold logic gate. *Superlattices and Microstructures* 149: 106751. <https://doi.org/10.1016/j.spmi.2020.106751>
  21. Kumar P, Koley K, Mech BC, Maurya A, Kumar S (2022) Analog and RF performance optimization for gate all around tunnel FET using broken-gap material. *Scientific reports* 12: 18254. <https://doi.org/10.1038/s41598-022-22485-6>
  22. Kim S, Seo Y, Lee J, Kang M, Shin H (2018) GIDL analysis of the process variation effect in gate-all-around nanowire FET. *Solid State Electronics* 140: 59–63. <http://dx.doi.org/10.1016/j.sse.2017.10.017>
  23. Li Y, Hwang C (2009) The effect of the geometry aspect ratio on the silicon ellipse-shaped surrounding-gate field-effect transistor and circuit. *Semicond Sci Technol* 24: 095018. <https://doi.org/10.1088/0268-1242/24/9/095018>
  24. Jha S, Kumar A, Kumar S (2012) Impact of Elliptical Cross-Section on Some Electrical Properties of Gate-All-Around MOSFETs. *Bonfring International Journal of Power Systems and Integrated Circuits* 2: 18–22. <https://doi.org/10.9756/BIJPSIC.3139>
  25. Nowbahari A, Roy A, Marchetti L (2020) Junctionless Transistors: State-of-the-Art. *Electronics* 9: 1174. <https://doi.org/10.3390/electronics9071174>
  26. Cherik IC, Abbasi A, Maity SK, Mohammadi S (2023) Junctionless tunnel field-effect transistor with a modified auxiliary gate, a novel candidate for high-frequency applications. *Micro and Nanostructures* 174: 207477. <https://doi.org/10.1016/j.micrna.2022.207477>
  27. Kaushal S, Rana AK (2023) Reliable and low power Negative Capacitance Junctionless FinFET based 6T SRAM cell. *Integration* 88: 313–319. <https://doi.org/10.1016/j.vlsi.2022.10.014>
  28. Kumar R, Bala S, Kumar A (2022) Study and Analysis of Advanced 3D Multi-Gate Junctionless Transistors. *Silicon* 14: 1053–1067. <https://doi.org/10.1007/s12633-020-00904-5>
  29. Liao Y, Chiang M, Kim K, Hsu W (2011) Variability Study of Silicon Nanowire FETs. *Nanotechnology 2011: Electronics, Devices, Fabrication, MEMS, Fluidics and Computational* 2: 46–49.
  30. Scarlet SP, Ambika R, Srinivasan R (2017) Effect of eccentricity on junction and junctionless based silicon nanowire and silicon nanotube FETs. *Superlattices and Microstructures* 107: 178–188. <https://dx.doi.org/10.1016/j.spmi.2017.04.015>
  31. Li C, Zhuang Y, Di S, Han R (2013) Subthreshold Behavior Models for Nanoscale Short-Channel Junctionless Cylindrical Surrounding-Gate MOSFETs. *IEEE T Electron Devices* 60: 3655–3662. <https://doi.org/10.1109/TED.2013.2281395>
  32. Jung H (2023) Analytical Model of Subthreshold Swing for Junctionless Double Gate MOSFET Using Ferroelectric Negative Capacitance Effect. *IIUM Engineering Journal* 24: 75–87. <https://doi.org/10.31436/iiumej.v24i1.2508>
  33. Hu G, Xiang P, Ding Z, Liu R, Wang L, Tang T (2014) Analytical Models for Electric Potential, Threshold Voltage, and Subthreshold Swing of Junctionless Surrounding-Gate Transistors. *IEEE T Electron Devices* 61: 688–695. <https://doi.org/10.1109/TED.2013.2297378>



AIMS Press

© 2024 the Author(s), licensee AIMS Press. This is an open access article distributed under the terms of the Creative Commons Attribution License (<http://creativecommons.org/licenses/by/4.0>).